Carbon nanotubes ͑CNTs͒ are now well-established as efficient channels for field-effect transistors ͑FETs͒. Logic circuitry based on CNTs have until now been demonstrated by replacing the silicon channel of a conventional metal-oxide-semiconducutor FET by a CNT. We propose a circuit design utilizing the ambipolarity of the Schottky-barrier-type CNT-FET to realize an exclusive-OR ͑XOR͒ gate using a single CNT. The merits and limitations of such a CNT-XOR gate with respect to conventional XOR gates are discussed. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2171474͔
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Moreover, several logic circuits based on such CNT-FETs have been realized. [2] [3] [4] [5] However, in all these cases standard digital circuitry was replicated by simply replacing the n͑p͒-type metal-oxide-semiconductor FETs ͑MOSFETs͒ with the n͑p͒-type CNTs. In order to develop CNTs into an attractive replacement for Si devices, it would be important to achieve novel functionalities of the devices, or to implement the same functionality with fewer transistors. Here we propose the latter strategy by utilizing the ambipolarity of CNTs 6, 7 to realize an exclusive-OR ͑XOR͒ gate from a single CNT transistor. By comparison, the transistor count using MOSFETs for the same logic gate is between 4 and 12, depending on the design. 8, 9 On the other hand, using GaAs 10 or Si 11, 12 based multigate single electron transistors fabricated in a different device architecture, XOR gates have been realized with just one device. XOR gates are the fundamental building blocks of digital encryption and parity checking electronics.
Under ambient conditions, semiconducting CNTs not subjected to further treatment generally show p-type behavior, which has been attributed to hole doping of the CNTs or the CNT-metal contacts modified by physisorbed oxygen. 13, 14 Upon oxygen removal via outgassing in vacuum, 15 the injection of both electrons and holes across the Schottky barriers becomes possible, imparting an ambipolar behavior. Conductance versus back-gate voltage V G of the investigated outgassed CNT-FET is shown in Fig. 1 . The CNT-FET was fabricated by depositing single wall CNTs ͑obtained from the HiPco process͒ on a silicon substrate with thermally grown oxide layer and contacting them by ϳ1.3 m spaced gold-palladium electrodes patterned by e-beam lithography. The p-type behavior of this CNT-FET can be observed between the operating points Q 1 and Q 2 . Upon increasing the gate voltage beyond the threshold point Q 2 , the n-type regime is reached between the operating points Q 2 and Q 3 .
Conduction in the subthreshold region is present also in conventional Si MOSFETs but it is regarded as undesirable. This is due to the large drain voltage needed to bring the transistor to ON state, causing a breakdown of the drainsubstrate p-n junction. Breakdown can cause physical damage to the device. Furthermore, the breakdown current cannot be controlled by the gate voltage and the transistor action would be lost. On the other hand, in Schottky-barrier MOSFETs, the current can be carried by both types of carriers and they exhibit ambipolar characteristics. 16 But, in addition to the gate voltage, the drain bias also needs to be inverted to change the type of carriers. By contrast, in the case of CNTs, the ambipolar conduction is symmetric, i.e., the transistor effect is present with both types of carriers at small drain bias with the same polarity.
The existence of symmetric p-and n-type conduction in the CNT device enables the selection of operating points Q 1 , Q 2 , and Q 3 such that the point Q 2 ͑with V 2 = 13.6 V͒ lies exactly half of the voltage range between the points Q 1 ͑at V L = 7.2 V͒ and Q 3 ͑at V H =20 V͒. Points Q 1 and Q 3 exhibit identical high conductance values of G H = 25.5 nS, while the point Q 2 has a low conductance value of G L = 0.188 nS. The symmetric position of these three operating points can be exploited to design a two-input XOR gate as illustrated in Fig. 2 . The input stage is designed such that the gate voltage V G is an arithmetic mean of the two inputs, i.e., V G = ͑V G1 + V G2 ͒ / 2. Thus, if both input voltages are the same ͑either at the low state V L or at the high state V H ͒, the conductance of a͒ Author to whom correspondence should be addressed; electronic mail: roman@fkf.mpg.de Table I , where the logic symbols of voltages V G1 , V G2 , and V D are denoted by X 1 , X 2 , and Y, respectively.
The electronic components R G , R D , and V DD of the presented XOR gate should be appropriately designed to allow direct coupling between different gates, which is essential to preserve the main advantage of this logic gate over the MOSFET XOR gate. Without such a direct coupling, additional interface electronics will increase the transistor count. To arrive at the optimal values for these components, the voltage generators V G1 and V G2 in the input stage of the XOR gate are replaced by the output stages of two other gates. This is shown on the left-hand side of Fig. 3, 
and if the input stage in Fig. 3 is symmetric
The first two equations imply the following conditions for R D and V DD : Fig. 1 . This plot confirms that the output voltages in the operating points Q D1 , Q D2 , and Q D3 indeed correspond to the input voltage levels
In the assessment of the merits of the suggested XOR gate, there appear several factors that may limit its performance. First, the CNT gate consumes considerably more power than a complementary metal-oxide-semiconductor ͑CMOS͒ gate, because there is current flow in the ON state. The ON current could be eliminated by replacing the pull-up resistor R D with a complementary CNT, which should be in the OFF state when the bottom CNT is in the ON state, and vice versa. Unfortunately, this task would require a CNT with an inverse transfer characteristic to that shown in Fig. 1 , which is impossible using semiconducting CNTs. Second, the high output resistance ͑in the 10 M⍀ range͒ leads to a large RC time constant making this gate much slower than a CMOS gate, whose output resistance is only in the 10 ⍀ range. This problem could be mitigated to some extent by using a sample with G H ӷ G L , in addition to having symmetric p-and n-type conduction. While this cannot be achieved with outgassed samples ͑as in the present case͒, other devices fabricated using alternative methods 6 and coated with a protective layer indeed show symmetric transfer curves with a large G H to G L ratio. Third, the current synthesis procedures do not allow one to obtain CNTs with identical electrical characteristics. A variation in the transport characteristics from one device to another would lead to each XOR gate having different ON and OFF current levels. Depending on the method of fabrication, this variation could be as high as one order of magnitude. Another consequence is that the gate dependence of the conductance will not be uniform from one device to another. Shifts of few volts in the threshold voltage are common in such devices created using present-day fabrication techniques. Since the operating points of one logic gate will broadly differ from that of another, cascading of CNT-XOR gates would be hard to achieve. Finally, as high gate voltages are needed to switch the CNT to the OFF state, Fig. 2 . 
